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Abstract 
In this report a method is outlined for the realisation of high-speed micro programmed 
control units. The processor is derived from the synchronous phase register structure. The 
organisation of the micoprogram storage is determined by the states (phases). It means that a 
separate field of the microprogram storage belongs to each state. In this way, the exponential 
growth of the number of the necessary memory units can be reduced significantly. This 
advantage is derived mainly from the separate handling of the storage fields, because each field 
mutually corresponds to one state. in which only a subset of the input and output signals is 
affected. The elements of these subsets are determined by the design procedure of the control unit. 
Thus, the minimization of the Boolean functions. defining the combinational part of the control 
unit. and the state reduction can be utilized in the simplification of a micro programmed 
realisation. 
In the paper. the minimal forms of the Boolean functions and the minimal number of 
states (phases) are assumed: the influence of the separate micoprogram storage fields on the 
number of the necessary memory units is examined: a rule is given for constructing the 
microprograms. 
Introduction 
The control unit design methods based on flow-chart [lJ-[4J provides 
the expressions of the Boolean functions representing the combinational part 
of the control unit to be realized in a uniform fixed hardware structure. If the 
combinational part is built from memory units (EPROM-s), then the 
remaining parts of the uniform fixed hardware structure can be considered to 
be drawn together as a processor. This yields a kind of microprogrammed 
structure. In this case, the word-organisation of the microinstructions is 
determined by the networks drawn together in the processor. 
One of the uniform fixed hardware structure used frequently for control 
units, is the synchronous phase register structure [4J, [6J, [7J, [9J, [12J, [13J 
shown in Fig. 1. The combinational part (C) may be realized by memory units. 
The remaining parts are the phase register, the clock-enabling network, the 
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input-output flip-flops and the clock generator. These remaining networks may 
be considered to form the processor according to Fig. 2. 
In this way, the synchronous phase register structure can be considered as 
a micro programmed one. The micro program is to be constructed from the 
Boolean expressions, provided by the hardware design procedure. The word-
organisation of the micro instructions is determined by the processor. 
This approach yields a faster microprogrammed control unit with a 
smailer microprogram storage than the full software or the simple flow table 
implementation approaches [2J, [3J, [9J, [14]. The speed is higher, because 
there is a method for the state assignment [12J, which ensures the highest speed 
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allowed by the building blocks. Furthermore, the synchronous phase register 
structure can be modified slightly, in order to operate with a one-phase clock 
[12]. This modification may provide twice as high a speed than the structure in 
Fig. I. 
The smaller size of microprogram storage is achieved by handling the 
storage in separate fields defined by the states. It means that each field mutually 
corresponds to one state, in which only a subset of the input and output signals 
is affected. The elements of these subsets are determined by the design 
procedure of the control unit. In each field of the storage, a different bit-map 
may be formed. Thus, the numbers of the necessary address and data lines in 
each storage field can be reduced according to the simplicity of the Boolean 
expressions provided by the design procedure. In this way, the exponential 
growth of the number of the necessary memory units is significantly reducible. 
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Later in this paper, the minimal forms of the Boolean functions and the 
minimal number of states (phases) will be assumed; the influence ofthe separate 
micoprogram storage fields on the number of the necessary memory units will 
be examined and a rule will be given for constructing the microprograms. 
Defining the storage fields by the Boolean expressions 
of the combinational part 
The "l-from-n" code of the states in a synchronous phase register 
structure involves that the Boolean expressions realizing the combinational 
part have the forms as follows [6J, [13J: 
p 
- . 1 - " ()' ·Fk ) 
.t..i· - L.. k =i 
k=! 
p 
~= L (~·F~) 
k=! 
where Yk is the k-th secondary variable; 
J F~'l I , is the identifying function [13J, the value I FYi 
of which defines the input conditions for the change 
I 
the output variable Zi from 0 to 1 1 
of the output variable Zi from 1 to 0 in the 
the secondary variable ~ from 0 to 
state Yk. Following from the "l-from-n" code, Yk = 1 represents a state called Yk. 
If the change of 
Zi from 0 to 1 
Zi from 1 to 0 
~ from 0 to 1 
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is not specified in a given state Yk' then the value of 
is a constant 0 independently from the input conditions. 
I Zi ~ 1 1 The variable Zi . 0 I 1'; 
denotes the logical sum of the conditions for changing 
p 
I Zi from 0 to 1 Z i from 1 to 0 . 1'; from 0 to 1 
I denotes the logical sum of the expressions between the brackets according 
k=1 
to k. 
Example 
Let it be assumed that the expressions realizing the combinational part 
are as follows: 
Zi: 1 = YI X 2X6 + Y3X2X6 
ZI : 0=Y2(X3XS +X 1) 
Z2 : 1 = Y1X1 
Z2 : 0= Yl(X SX6 +,X3XS) 
Z3 : 1 = YICX 1-X3 +X3 X S +X2X4 )+ Y2X3XS 
Z3 : 0= YI X IX3 + Y3X 2X6 
Z4 : 1 = YI X sX6 + Y3X 2X6 
Z4: 0=Yl(X3XS+X2X4)+Y2X3XS 
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Y1 = Y2 X 3 X S 
Y2 = Y1X2X6 + Y3X 2X6 
Y3 = Yl(X3XS +X1X3)+ Yz X3X S 
In this way, the algebraic forms of the identifying functions are also given. 
For example 
F 2 -F3 -F2 -F3 -F3 -F 1 - etc -0 Z2 = =2 = =2 = =2 = Yl = }'1 = .... = 
It can be observed that there exist input combinations which cause, for 
example: 
F;2=F~2=1 
It is obvious that these input combinations do not occur in the state Yl 
during the specified operation ofthe control unit. In the opposite case, the state 
would have been otherwise defined by the design procedure [12J, [13]. 
If the combinational part is realized by memory units according to Fig. 2, 
then the numbers of the necessary input and output lines of the whole storage 
are, with the notations of Fig. 3: 
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If the codes of the states are assumed to be decoded at the input of the 
storage from "l-from-n" to binary, then 
r?.n+L 210gpJ, 
where L 210gpJ denotes the smallest integer, which is higher or equal to 210gp. 
"1fICROPROGRAMIfED COSTROL G"NITS USING SEPARATE JflCROPROGRAM FIELDS 103 
It is well-known that the value of r is the most dominant factor, which 
determines, in most cases, how many memory units are necessary for the 
realisation of the whole storage. If the number of the necessary inputs exceeds 
the value of r belonging to the memory units to be applied, then the number of 
the necessary memory units for the whole storage grows exponentially 
depending on the extent of exceeding. 
This exponential growing can be reduced if the expressions, realizing the 
combinational part, will be handled in groups defined by the states. In this way, 
the input conditions will be collected for each state, which cause the output and 
secondary changes specified in that state. 
Let the identifying functions be grouped for our example in this way: 
F;l' F;2' F~2' F;3' F;., Ft, Ft, FL, FL 
F2 F2 F2 F2 p2 
=1" =3' =4' yl~ .... Y3 
F;" F~3' F;., FL 
Let X / Fk denote the set of the input variables, on which at least one of the 
identifying functions, belonging to Yk, depends. 
In our example: 
Let Z/Yk denote the set of the output changing variables (Zi: 1, Zi: 0), which 
may have the value 1 in the state h-
In our example: 
Z/Yl ={Zl : 1, Z2 : 1, Z2 : 0,23 : 1,24 : 1,24 : O} 
ZIYz={21 : 0, 23: 1,24 : O} 
Z/Y3={2 1 : 1, Z3 : 0, 24: 1} 
Let Y;' Yk denote the set of the secondary changing variables (~). which 
may have the value 1 in the state h. 
In our example: 
Y/Yl = {Yz, Y3 } 
}jY2 = {Y1, Y3} 
Y/Y3 = {Yz} 
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With the above notations, the whole storage, realizing the combinational 
part in Fig. 3, can be built up from memory units according to Fig. 4 making use 
of the enable inputs (E). The sets X/Fk, Z/Yb Y;'Yk are established by wiring at 
the inputs of the memory units. The outputs Zi: 1, Zi: 0, }~ can be formed also by 
a simple wiring, because the memory units are supposed to have "tri-state" 
outputs. The different sets X/Fk, Z/)\, Y;'Yk, may have a different number of 
elements and so, memory units with different capacity can be mixed in wiring 
the whole storage. 
The content of the storage is determined by the expressions realizing the 
combinational part. This content is considered as the microprogram and it can 
be constructed for Fig. 4 as follows. 
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Constructing the micro program 
The number of the necessary outputs of the memory units enabled in the 
state Yk is equal to the number of elements of the set Z/Yk U Y/Yk- Thus, the bit-
map of a memory unit is determined by the elements of the set Z/h U Y;'Yk-
C~ 
., 
Let C~, denote the set of the binary combinations, interpreted on the 
Ck Yi 
elements of the set 
X IFk / =i 
X IFk I =i ' 
X/F~'i 
for which f 
F~= 1 
-, 
I F~i= 1 F}i=l 
I D~ I Let D~'J denote the output of the memory unit, enabled in DYi 
the state h, which contributes to the forming of the output 
Y; 
With the above notations, the content of the memory unit enabled in the 
state J\ can be determined by the rule as follows: 
f D~i 1 
The bit 1 D:i J 
DYi 
must have the value 1 in each address, which corresponds to the elements of the 
set I C~i I C~i Ck Yi 
In the remaining addresses, the bit D~i must have a 0 value_ 
Dk Yi 
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If the address fields corresponding to C~i and C~i are overlapping, that is 
C~i and C~i are not disjointed, then the values of the bits D~i and D~i may be 
arbitrary in the common address field. This case can occur only for the input 
combinations causing F~i = F~i = I, which is excluded by a proper state 
definition [12J, [13]. 
IX/ F2 X, X3 Xs 0'" 02 o~ 0 2 0 2 Z, Z3 z, Y, Y3 
C, C2 C3 0, 02 03 0, Os 
0 0 0 1 0 0 0 0 
0 0 1 1 1 1 0 1 
0 1 0 1 0 0 0 0 
0 1 1 1 0 0 1 0 
1 0 0 0 0 0 0 0 
1 0 1 1 1 1 0 1 
1 1 0 0 0 0 0 0 
, 1 1 0 0 0 1 0 
Fig. 5 
The above rule yields the content of the memory unit enabled by the state 
Yz ill our example as shown in Fig. 5. The identifying functions belonging to the 
state Yz determine that the outputs of this memory unit correspond to the bits 
DL D; J' DL D~" DL· The identifying functions belonging to the state yz: 
F " - -~,=X3X5+XI 
F 7 -;3=X3 X S 
F " -~4=X3X5 
F~., =X3XS 
F" -Y3 =X3 X S 
Assuming the bit order XIX3XS: 
C~, = {OOO, 001. 010. OIl, 101} 
C;J = C~4 = CL = tOOl. lOt} 
Ci·,={OI1.lll} 
Calculating the effect of the storage fields separated 
by the states 
In this examination. the pessimistic case will be assumed, where every 
X / Fk set contains all of the input variables. Even in this pessimistic case, it can 
be proved, by a very simple calculation, that the solution shown in Fig. 4 
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reduces the exponential growing of the number of the necessary memory units, 
if the network to be realized has more inputs than r. Let it be assumed that the 
number of outputs on one memory unit is satisfactory for the realisation of the 
whole storage. 
At first, let the case n?: r be examined. In this case, the number of the 
necessary memory units according to Fig. 3 is 2,,+p-r. 
In the solution shown in Fig. 4, the number of the necessary memory units 
can be calculated as follows: 
p'2" -r 
The solution of Fig. 4 is more advantageous than that in Fig. 3, if 
2"-r p r>p'2,,-r, 
that is 
2P >p. 
which is always fulfilled. 
Now, let the case n < 1', il + p > r be examined. In this case, the solution in 
Fig. 4 needs p memory units, but according to 3, the number of the 
necessary memory units remains 
," + p - r 
The solution of Fig. 4 is advantageous if 
that is 
n+p-r>2iogp 
p 210gp >r n. 
This result shows that the value of r - n determines the minimal value 
of p, for which the solution in Fig. 4 becomes advantageous. even if the 
pessimistic assumption for the set X I Fk is held. 
After this, let both cases be examined, assuming that the secondary 
combinations in Fig. 3 arrive decoded into binary form at the inputs of the 
storage. 
n?:r: 2" + 2 log pr> p . 2" r 
22logp. 2" r > p . 2" r 
This inequality is fulfilled, when the value of p if not equal to any integer 
pow~r of2. The design methods [7J, [12], [13J provide minimized identifying 
functions and so, the sets X I Fk contain generally less elements than n. Th us, the 
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factor beside p in the initial inequality is significantly smaller than 2n - r • As a 
consequence, the number of the necessary memory units is practically reduced 
by the solution in Fig. 4 even in this case. 
n<r, n+L 2logpJ >r: 
that is 
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which cannot be valid, because the minimal value of r - 11 is 1 in this case. 
However, the design methods [7J, [12J, [13J reduce the number of elements of 
the sets Z/Yk and 1/Yk beside simplifying the identifying functions. Thus, the 
solution in Fig. 4 may be advantageous, even if the solution in Fig. 3 were 
completed with the input decoder for the secondary combinations. 
Starting with the expressions of our example, the solution in Fig. 4 yields 
the realisation shown in Fig. 6. It has been assumed that memory units with 5 
outputs and 8 outputs are available. In this case, the number of the elements in 
the sets X/F 1 and Z/Yl U 1/)'1 require the usual network of four memory 
units to realize the storage field belonging to the state .VI- In spite of this, the 
solution with separate storage fields, using altogether six memory units, is more 
advantageous than the solution requiring 26 + 3 5 = 16 memory units accord-
ing to Fig. 3. Even if the solution in Fig. 3 were completed with the secondary 
decoder, it would require 26 + L 21og3 J - 5 = 8 memory units. 
Conclusions 
If the microprogrammed control unit is derived from the synchronous 
phase register structure according to Fig. 2, then the micro program storage can 
be realized as shown in Fig. 4 based on the Boolean expressions provided by the 
hardware design procedures. By this means, the exponential growing of the 
number of the necessary memory units can be reduced to a great extent 
compared with the usual solution shown in Fig. 3. Thus, the minimization of 
the identifying functions and the state reduction produce an essential effect on 
the microprogrammed structure of the control unit. 
The processor derived from the synchronous phase register structure and 
the state definition may yield a different bit interpretation of the micro-
instructions in each storage field enabled by different states. These different bit-
maps make it possible to apply memory units with less address input and data 
outputs compared with the usual solutions. 
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